-

This paper presents the hardware design of the DES encryption and decryption systems and try to verify their performances. The hardware uses a clock rate of 20 MHz to encrypt an 80 Mbps input stream. This is twice as fast compared to existing hardware. The system was designed and its performance was verified using VHDL standard tools. The advantages of using VHDL are that it simplifies the design and verification procedures, and enables one to implement the system into a single integrated circuit.